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1 Summary
We implemented and optimized matrix multiplications between dense and block-
sparse matrices on CUDA. We leveraged TVM, a deep learning compiler, to ex-
plore the schedule space of the operation and generate efficient CUDA code.
With the automatic parameter tuning in TVM, our cross-thread reduction
based implementation achieved competitive or better performance compared
with other state-of-the-art frameworks.
Our code is available here: https://github.com/ceruleangu/Block-Sparse-
Benchmark
2 Introduction
Contemporary deep learning researches require efficient GPU kernels to per-
form intense computations such as model training and inferences. General ma-
trix multiplication (GEMM) plays an essential role in the computation of deep
neural networks because both convolution operations and fully connected oper-
ations can both be represented through GEMM. To accelerate neural network
computation, the sparsity of weights has been widely utilized. For example,
fully connected operations do not scale well because the weights learned for a
layer are dense matrices whose sizes depend on not only the size of the input
layer but also that of the output layer, while sparse fully connected operations
have computational complexity only proportional to the number of non-zero el-
ements. However, sparse operations for arbitrary sparsity cannot be efficiently
implemented on current GPUs because the highly parallelized computations of
GPU cannot align with the sparsity patterns. In recent literature, block-sparse
operations have gradually come to our sights. They have been successfully ap-
plied to different domains such as computer vision [Xie et al., 2016, Zhang et al.,
2017] and natural language process [Sak et al., 2014, Kuchaiev and Ginsburg,
2017].
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Figure 1: Matrix with dense entries (left), matrix with block-sparse entries
(middle), sparsity pattern of the block-sparse matrix in the middle (right).
Figure 1 [Gray et al., 2017] shows an example of block-sparse matrix, where
the empty blocks in the middle figure indicate all-zero-element blocks. Thus we
can represent the sparsity pattern in a matrix as shown in the rightmost figure
in Figure 1. In this project, we will be specifically implementing sparse-dense
matrix multiplications, in which case the inputs include a dense matrix and a
block-sparse matrix, and the output is a dense matrix. This setting has been
commonly adopted in the operations of deep neural networks.
3 Background
The key data structure for this task is the block-sparse matrix. A block-sparse
matrix is stored in block compressed row (BSR) format, which is similar to
compressed sparse row (CSR). BSR has three components:
1. block_data: a three-dimensional array with shape [number of non-zero
block, block row number, block column number]
2. block_indices: an array of column indices of each block
3. index_pointer: an array of indices of the elements in the block_indices
array that are the first blocks of each matrix row
The key operation we are optimizing is sparse-dense matrix multiplications
Y = XW ᵀ, where X is a dense matrix with shape (m, k), W is a transposed
block-sparse matrix with shape (n, k) in BSR format and Y is the output ma-
trix with shape (m,n). Note that W is transposed from the original matrix to
improve the memory locality during computation. Similar to GEMM for dense
matrices, we can parallelize the block-sparse matrix multiplications by comput-
ing each element in the output matrix concurrently. However, unlike GEMM
for dense matrices, the block-sparse matrix in BSR format involves indirect in-
dexing at the runtime: We need to read index_pointer and block_indices
parts of W and then find the corresponding part in the dense matrix X. This
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makes memory-access patterns unpredictable and thus it is difficult to apply
memory optimization methods such as utilizing shared memory as cache.
We implemented the sparse-dense matrix multiplication on TVM [Chen
et al., 2018], a deep learning compiler. TVM uses its intermediate representation
to describe and optimize tensor operations. It provides a set of domain-specific
languages (DSL) API such as loop tiling and loop re-order. With TVM, we can
implement the operation with the DSL API in Python and then generate effi-
cient CUDA code. This allows us to explore different implementations for this
task efficiently. The implementation of a TVM operation has two parts that are
defined separately: the computation and the schedule. The computation part
is to describe the operation in a tensor expression language in a way similar to
Halide [Ragan-Kelley et al., 2013]. Listing 1 shows an example of the tensor
expression in TVM. The schedule part is to use the provided schedule primitives
to map from a tensor expression to low-level code while preserving the logical
equivalence of the program.
m, n, h = tvm.var('m'), tvm.var('n'), tvm.var('h')
A = tvm.placeholder((m, h)), name='A')
B = tvm.placeholder((n, h)), name='B')
k = tvm.reduce_axis((0, h)), name='k')
C = tvm.compute((m,n), lambda y,x: tvm.sum(A[y,k]*B[x,k],axis=k))
Listing 1: Example of tensor expression in TVM
4 Approaches
As introduced in Section 3, we first implemented the block-sparse matrix multi-
plications with TVM tensor expressions DSL to define the computational seman-
tics. And then, we used the schedule primitives of TVM to explore the schedule
space of the block-sparse operations on CUDA. After that, we integrated Au-
toTVM, the machine-learning-based optimizer of TVM, to automatically tune
the parameters of our schedules, such as the tiling size of the loops. We im-
plemented and tested on AWS one g4dn.xlarge instance which contains one
NVIDIA T4 GPU. We denote the operation we are optimizing as the following:
Let data X ∈ Rm×k, block B ∈ Rbr×bc , and transposed weights WB ∈ Rn×k
where br|n, bc|k. We want to optimize the time of computing
XW ᵀB = Y ∈ Rm×n
Note that in reality, WB is stored in BSR format which consists of block_data,
block_indices and index_pointer introduced in Section 3
4.1 Per-element parallelization
Our first approach is to parallelize the computation by using one thread for
each output element Yij . Specifically, we use a total of one thread block that
3
contains m× n threads. However, we find that when m× n is large, a runtime
error occurs because the thread block explodes with too many threads in it. We
solved the problem by using m × n thread blocks, each of which contains one
thread. The result shows that the runtime increases as sparsity decreases. We
think this is because as sparsity decreases each thread needs more data reads
from WB and all these global memory accessing bring a lot of overhead.
4.2 Per-tile parallelization
Since consecutive Yij share the same part of X and WB during computation,
similar to the optimization for GEMM for dense matrices, we divide the m× n
output elements in Y into multiple tiles of the same size and assign each tile to
a different thread. We think that assigning several consecutive Yij to the same
thread can reduce some overhead from global memory access. Even though the
computations of the Yij in one tile are no longer concurrent, it may benefit from
the locality of accessing X and WB from the global memory. In the experiment,
we tried several sizes of tiles. However, the result gets worse compared with the
first approach. We think it is because the overhead from sequential computation
exceeds that from the global memory access.
4.3 Utilizing shared memory
To reduce global memory access and preserve locality without losing concurrency
in computations, we choose caching as our third approach. We divide the m×n
output elements in Y into multiple tiles of the same size, like in Section 4.2. But
instead of assigning each tile to a different thread, we assign the computation
for each tile to a different thread block. For each element in one tile, we use
a thread for the computation. In this way, threads within a thread block have
locality in accessing X and WB . Therefore, we use shared memory as the cache
for the part of X required by all Yij in the same tile, as well as the shared WB ,
block index, and pointers.
Specifically, before computing the output, threads will copy the needed part
of X, block_data, and block_indices into the shared memory through co-
operative fetching, and then perform __syncthreads. However, note that in
sparse-dense matrix multiplication, the needed parts of X and block_data
for the computation is dependent on block_indices, which involves checking
the indices at the runtime and then choose the corresponding parts of X and
block_data to be cached. This indirect indexing introduces additional over-
head compared with dense matrix multiplication.
In our implementation of this caching approach with TVM, we met another
issue: TVM requires all caching to be decided at compile time. Since WB is a
runtime value and the compiler does not know which parts of WB are dense, the
entire rows of X are copied to shared memory even though we do not need the
parts of X that corresponds to the sparse parts of WB for the computations. It
is a TVM limitation that runtime caching is not viable. Therefore, we are not
able to implement this approach.
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4.4 Concurrent reduction
Based on previous analysis, we decide to discard using shared memory and to
limit memory access to only the parts of X that corresponds to the dense parts
of WB while preserving concurrency in computation. In Section 4.1, we use one
thread to compute one Yij in one thread block. In this section, we parallelize
the reduction of computing one Yij . Specifically, we use m × n thread blocks,
each of which contains multiple threads to perform the reduction concurrently
for a single Yij . In sparse-dense matrix multiplication, the reduction for Yij is
the sum of the products between each non-sparse element in the j-th row of WB
and its corresponding element in the i-th row of X. The details of reduction
across different threads are provided in Section 4.4.3. We explore two ways of
parallelizing reduction in Section 4.4.1 and Section 4.4.2.
4.4.1 Parallelize over blocks
In this approach, we parallelize reduction for Yij in the following method: for
each non-sparse block B, we assign a thread to perform reduction within B.
As shown in Figure 2a, each color in the figure represents a different thread.
Ideally, we want to set the number of threads in each thread block to be the
number of non-sparse B in each row of WB , because we do not need the sparse
parts to compute Yij . However, since WB is a runtime value and the number of
non-sparse B in each row of WB varies, we have to set the number of threads in
a thread block to be the total number of B in that row, which is k/bc (if k/bc
is large, one thread may take charge of multiple B). Note that this may exceed
the actual number of the threads needed for the computation. Therefore, we
use an if-statement to decide whether a thread should be idle or not depending
on whether the B assigned to that thread is sparse or not. But this incurs
divergence of control flow. As expected, the results do not improve.
4.4.2 Parallelize within blocks
In Section 4.4.1, different threads perform reductions on different B in each row
of WB . In this approach, different threads perform reduction within one B and
across all dense B in each row of WB . Specifically, we use a fixed number of
threads t in each thread block to sum up a portion of Yij in each dense B of
that row in WB . The final Yij is computed by summing up all the results. As
shown in Figure 2b, each color in the figure represents a different thread. During
the reduction, different threads are accessing consecutive elements within one B
from the global memory, which leads to global memory coalescing and improves
memory efficiency.
We see improvements in some cases compared with the results in Section
4.1. We believe that this approach very likely leads to the right direction for
optimization. Since it is possible that the number threads per thread block t
we choose is not optimal, we apply automatic parameter tuning with TVM in
Section 4.5.
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(a) Parallelize over blocks
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WB
(b) Parallelize within blocks
Figure 2: Example of parallel reduction
4.4.3 Aggregate Partial Reduction results from different threads
This section elaborates on the cross-thread reduction. To produce the output
Yij , we sum up the partial reduction results from different threads and store
those results in the first thread of each thread block.
We use shared memory to share the results between threads within the same
thread block and perform several iterations of reduction as shown in Figure 3.
When the number of threads in a thread block is 32, we perform additional
optimization to eliminate the usage of shared memory. We use __shfl_down
instruction to gather the value from the other threads in the same warp into
the first thread.
4.5 Automatic parameter tuning with TVM
To search for the optimal number of threads t mentioned in Section 4.4.2, we
apply TVM to perform automatic parameter tuning for different shapes of input
X and WB and then generate specialized CUDA kernels. We define a list of
candidate values of t to be all possible factors of k. TVM will choose certain
values from those candidates and generate CUDA code to profile on GPU. Then
TVM trains a decision-tree based cost model to predict the performance without
running on the actual devices and therefore, the search is very efficient. We
perform a maximum of 200 iterations of search which normally finishes within
two or three minutes.
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Figure 3: Aggregate results from different threads
5 Results
We test our approaches introduced in Section 4 with different input sizes (m, k, n),
block sizes (br = bc), and sparsity. The test cases are selected from popular deep
learning models of computer vision and natural language processing. The test-
ing environment is an NVIDIA T4 GPU on CUDA 10. As shown in Table 1,
PEP (Section 4.1) achieves good performance in most cases. Parallel-reduction
based methods, PROB and PRWB, (Section 4.4) outperform PEP in most cases
where (m, k, n) is small. But as (m, k, n) increases, the running time of parallel-
reduction based methods drastically increases. Since the possible options for the
schedule parameters (such as the number of threads in a thread block) increase
as (m, k, n) increases, it is very likely that the current parameters we pick for this
benchmark are not optimized. Since PROB suffers divergence of control-flow
(Section 4.4.1), we decide to choose PRWB for AutoTuning (Section 4.5).
After AutoTuning, we achieve the best results among all our approaches.
We compare our best results with two state-of-the-art (SOTA) frameworks in
Table 2. Gray et al. [2017] is a highly-optimized library for block-sparse matrix
operations based on manually-tuned micro-kernels, which allows fine-grained
control of the instruction orders and achieves competitive performance. cuS-
parse is the vendor-provided library for sparse and block-sparse matrices that
utilizes TensorCore. As shown in Table 2, our approach outperforms SOTA in
half of the cases. When (m, k, n) is small, the AutoTuning on PRWB generates
the best results and is even better than TensorCore-based results. As (m, k, n)
increases, our results are worse than others. We suggest that the search space
of the schedule parameter can be improved so that the AutoTuning might yield
better results. We also noticed that our results tend to outperform SOTA when
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sparsity is extremely high. We suggest that cuSparse is unable to utilize Ten-
sorCore very well in those scenarios.
6 Conclusion
We implemented multiplication between dense matrix and block-sparse matrix
in BSR format on CUDA with TVM. We explored different schedules using
TVM and evaluated their performances. With automatic parameter tuning
with TVM, we achieved competitive performances in the benchmark.
7 Discussion
In this project, we tried several implementations of sparse-dense matrix multi-
plication. Since the operation is memory intensive, the performance we achieved
is still far below the limit of the computation performance. Even though the
parallel reduction based implementations achieved the best performances, the
number of threads needed is highly dependent on the sparsity pattern. If a single
row in WB has many non-sparse blocks while some other rows are highly sparse,
such imbalance will incur divergence of control flow since the number of itera-
tions for the reduction differs. As a result, the performance of parallel-reduction
based implementation is significantly worsened, and the simple parallelization
approach in Section 4.1 will suffice. Hence, we believe that there is no single
implementation that has the best performance in all cases. To achieve good
performance, we may need to combine different approaches for different cases.
Additionally, we observe that the absolute performance of both our meth-
ods and SOTA are very low. The peek FLOPS is about 400GFLOPS, which is
far below the theoretical performance of NVIDIA T4 GPU (8.1TFLOPS). We
think the performance of the sparse-dense matrix multiplication is mainly lim-
ited by memory access, and therefore it is difficult to gain further performance
improvement.
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Table 1: Benchmark of matrix multiplications between dense matrix of size
m×k and block-sparse matrix of size k×n with different block size and sparsity.
“PEP”: Per Element Parallization (Section 4.1). “PTP”: Per Tile Paralliza-
tion (Section 4.2). “PROB”: Parallel Reduction Over Blocks (Section 4.4.1).
“PRWB”: Parallel Reduction With Blocks (Section 4.4.2). Results are in mil-
liseconds.
9
(m, k, n) B size Sparsity PRWB+AT(Ours) Gray et al. [2017] cuSparse
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Table 2: Benchmark of matrix multiplications between dense matrix of size
m×k and block-sparse matrix of size k×n with different block size and sparsity.
“PRWB+AT”:Parallel Reduction Within Blocks + AutoTuning (Section 4.4.2,
4.5). Results are in milliseconds.
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